--第二届中国互连技术与产业大会

基于ADC/DSP的高速串行接口物理 层的研究方法与关键技术

郑 旭 强 中国科学院微电子研究所

2022.12.16





Background-Applications and Trends

中国科学院微电子研究所,郑旭强

IMECAS

当前112Gb/s-SerDes-ADC+DSP已成为主流

5/36

* Drococc	DR	TVDE	ТХ		RX		POWER	LOSS	
Process	(Gb/s)	ITPE	EQ	DRV	AEQ	STRUCTURE	EFFE.	(dB)	REFERENCE
5nm	224 PAM-4	RX	-	-	CTLE/VGA	6BI TADC+DSP	1.41	31.6	Intel, ISSCC 2022
10nm	224 PAM-4	тх	8 FIR	DAC-CML	-	-	2.25	-	Intel, ISSCC 2021
5nm	112 PAM-4	TRX	6 FIR	DAC-SST	CTLE/VGA	7BIT ADC+30 FFE/1 DFE	4.5	40	Marvell, ISSCC 2022
7nm	60 PAM-4	TRX	7 FIR	DAC-SST	CTLE/VGA	14 DFE	3.03	47.5	Broadcom, ISSCC 2022
7nm	112 PAM-4	TRX	3-7 FIR	DAC-SST/CML	CTLE/VGA	7BIT ADC+25 FFE/2 DFE	5.9	45-52	Huawei, ISSCC 2021
7nm	112 PAM-4	TRX	4 FIR	DAC-CML	CTLE/VGA	ADC+DSP	6.51	>40	Inphi, ISSCC 2021
7nm	112 PAM-4	TRX	8 FIR	DAC-SST	CTLE/PGA	7 BIT ADC+32 FFE/1 DFE	8.2	26	eTopus Technology, ISSCC 2021
7nm	112 PAM-4	TRX	6 FIR	DAC-SST	CTLE/VGA	7BIT ADC+8-24 FFE/1 DFE	4.29	38.9	MediaTek, ISSCC 2020
7nm	112 PAM-4	TRX	4 FFE	CML	CTLE/PGA	7 BIT ADC+31 FFE/1 DFE	5.38	37.5	Xilinx, ISSCC 2020
7nm	10-112 PAM-4	тх	7 FIR	DAC-SST	-	-	1.56	-	Rambus, ISSCC 2020
14nm	100 PAM-4	RX	-	-	CTLE/VGA	8 FFE/1 DFE	1.1	20	IBM, ISSCC 2019
14nm	128 PAM-4	тх	3 FFE	CML	-	-	1.3	-	IBM, ISSCC 2019
40nm	112 PAM-4	тх	4 FFE	SST	-	-	3.89	5.5	Teletrx, ISSCC 2019
10nm	112 PAM-4	тх	3 FFE	CML	-	-	2.07	31	Intel, ISSCC 2018
14nm	112 PAM-4	тх	8 FFE	DAC-SST	-	-	2.6	2.6 - IBM, ISSCC 2	
16nm	19-56 PAM-4	TRX	4 FIR	SST	CTLE/VGA	7 BIT ADC+14 FFE/1 DFE	9.7	9.7 32 Xilinx, ISSCC 20	
16nm	64 PAM-4	TRX	3 FFE	SST	CTLE/VGA	1+5BIT ADC+FFE/ DFE	5.84	29.5	University of Toronto, ISSCC 2018
	Frocess 5nm 10nm 5nm 7nm 7nm 7nm 7nm 7nm 7nm 17nm 17nm 17nm 17nm 14nm 14nm 10nm 114nm 10nm 114nm 10nm 114nm 10nm 114nm	ProcessDR (Gb/s)5nm224 PAM-410nm224 PAM-410nm122 PAM-45nm112 PAM-47nm60 PAM-47nm112 PAM-47nm112 PAM-47nm112 PAM-47nm112 PAM-47nm112 PAM-47nm112 PAM-47nm112 PAM-47nm100 PAM-414nm100 PAM-414nm112 PAM-410nm112 PAM-4110nm112 PAM-410nm112 PAM-4116nm64 PAM-4	ProcessDR (Gb/s)TYPE5nm224 PAM-4RX10nm224 PAM-4RX10nm224 PAM-4TX5nm112 PAM-4TRX7nm60 PAM-4TRX7nm112 PAM-4TRX7nm112 PAM-4TRX7nm112 PAM-4TRX7nm112 PAM-4TRX7nm112 PAM-4TRX7nm10-112 PAM-4TX7nm100 PAM-4RX14nm100 PAM-4TX14nm112 PAM-4TX10nm112 PAM-4TX10nm112 PAM-4TX110nm112 PAM-4TX16nm64 PAM-4TRX	Process DR (Gb/s) TYPE EQ 5nm 224 PAM-4 RX - 10nm 224 PAM-4 RX 8 FIR 10nm 224 PAM-4 TX 8 FIR 5nm 112 PAM-4 TRX 6 FIR 7nm 60 PAM-4 TRX 7 FIR 7nm 112 PAM-4 TRX 3-7 FIR 7nm 112 PAM-4 TRX 8 FIR 7nm 112 PAM-4 TRX 4 FFE 7nm 10-112 PAM-4 TX 4 FFE 7nm 100 PAM-4 RX - 14nm 100 PAM-4 TX 3 FFE 40nm 112 PAM-4 TX 3 FFE 10nm 112 PAM-4 TX 3 FFE 10nm 112 PAM-4 TX 3 FFE 10nm 112 PAM-	ProcessDR (Gb/s)TYPEFQDRV5nm224 PAM-4RX10nm224 PAM-4RX10nm224 PAM-4TX8 FIRDAC-CML5nm112 PAM-4TRX6 FIRDAC-SST7nm60 PAM-4TRX7 FIRDAC-SST7nm112 PAM-4TRX3-7 FIRDAC-SST/CML7nm112 PAM-4TRX8 FIRDAC-SST7nm112 PAM-4TRX8 FIRDAC-SST7nm112 PAM-4TRX8 FIRDAC-SST7nm112 PAM-4TRX6 FIRDAC-SST7nm112 PAM-4TRX4 FFECML7nm10-112 PAM-4TX7 FIRDAC-SST14nm100 PAM-4TX3 FFECML40nm112 PAM-4TX3 FFECML10nm112 PAM-4TX3 FFECML14nm112 PAM-4TX3 FFECML16nm19-56 PAM-4TRX4 FIRSST16nm64 PAM-4TRX3 FFESST	ProcessDR (Gb/s)TYPEEQDRVAEQSnm224 PAM-4RXCTLE/VGA10nm224 PAM-4TX8 FIRDAC-CML-Snm112 PAM-4TRX6 FIRDAC-SSTCTLE/VGA7nm60 PAM-4TRX7 FIRDAC-SSTCTLE/VGA7nm112 PAM-4TRX3-7 FIRDAC-SST/CMLCTLE/VGA7nm112 PAM-4TRX3-7 FIRDAC-SST/CMLCTLE/VGA7nm112 PAM-4TRX8 FIRDAC-SSTCTLE/VGA7nm112 PAM-4TRX6 FIRDAC-SSTCTLE/VGA7nm112 PAM-4TRX4 FIEDAC-SSTCTLE/VGA7nm112 PAM-4TRX4 FIEDAC-SSTCTLE/VGA7nm112 PAM-4TX7 FIRDAC-SSTCTLE/VGA14nm100 PAM-4TX7 FIRDAC-SST-14nm100 PAM-4TX3 FFECML-14nm112 PAM-4TX3 FFECML-10nm112 PAM-4TX3 FFEDAC-SST-10nm112 PAM-4TX3 FFEDAC-SST-10nm112 PAM-4TX3 FFEDAC-SST-10nm112 PAM-4TX3 FFECML-10nm112 PAM-4TX3 FFEDAC-SST-16nm9-56 PAM-4TRX3 FFESSTCTLE/VGA16nm64 PAM-4TRX3 FFESST	Process DR (Gb/s) TYPE EQ EQ DRV AEQ STRUCTURE 5nm 224 PAM-4 RX - - CTLE/VGA 6BI TADC+DSP 10nm 224 PAM-4 TX 8 FIR DAC-CML - - 5nm 112 PAM-4 TX 8 FIR DAC-SST CTLE/VGA 7BIT ADC+30 FFE/1 DFE 7nm 60 PAM-4 TRX 7 FIR DAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 DFE 7nm 60 PAM-4 TRX 3 -7 FIR DAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 DFE 7nm 112 PAM-4 TRX 3 -7 FIR DAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 DFE 7nm 112 PAM-4 TRX 8 FIR DAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 DFE 7nm 112 PAM-4 TRX 6 FIR IDAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 DFE 7nm 112 PAM-4 TRX 4 FIR DAC-SST CTLE/VGA 7BIT ADC+31 FFE/1 DFE 7nm 100 PAM-4 TX 7 F	Process DR (Gb/s) TYPE FX RX POWER STM 5nm 224 PAM-4 RX - - CTLE/VGA 6BI TADC+DSP 1.41 10nm 224 PAM-4 RX - - CTLE/VGA 6BI TADC+DSP 1.41 10nm 224 PAM-4 TX 8 FIR DAC-CML - - . 2.25 5nm 112 PAM-4 TX 8 FIR DAC-SST CTLE/VGA 7BIT ADC+30 FFE/1 DFE 4.5 7nm 60 PAM-4 TRX 3-7 FIR DAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 DFE 5.9 7nm 112 PAM-4 TRX 4 FIR DAC-SST CTLE/VGA ADC+25 FFE/2 DFE 5.9 7nm 112 PAM-4 TRX 4 FIR DAC-SST CTLE/VGA ADC+32 FFE/1 DFE 8.2 7nm 112 PAM-4 TRX 4 FIR DAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 DFE 5.38 7nm 112 PAM-4 TX 7 FIR DAC-SST CTLE/VGA <	Process DR TYPE EQ DRV AEQ STRUCTURE EFFE. (dB) 5nm 224 PAM-4 RX - - CTLE/VGA 6BI TADC+DSP 1.41 31.6 10nm 224 PAM-4 TX 8 FIR DAC-CML - 1.41 31.6 10nm 224 PAM-4 TX 8 FIR DAC-CML - 1.41 4.5 40 5nm 112 PAM-4 TRX 6 FIR DAC-SST CTLE/VGA 7BIT ADC+30 FFE/1 DFE 4.5 40 7nm 60 PAM-4 TRX 3.7 FIR DAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 5.9 45-52 7nm 112 PAM-4 TRX 4 FIR DAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 8.2 26 7nm 112 PAM-4 TRX 8 FIR DAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 8.2 26 7nm 112 PAM-4 TRX 4 FFE DAC-SST CTLE/VGA 7BIT ADC+32 FFE/1 8.3 3

IMECAS

中国科学院微电子研究所,郑旭强

下一代224Gb/s实现方案-ADC+DSP构架主	E
---------------------------	---

6/36

		PAM-4 112 Gb/s	PAM-4 224 Gb/s	PAM-8 224 Gb/s	Multiwire Encoding 224 Gb/s	Bidirectional Signalling 224 Gb/s
Ny Frec	vquist quency	28 GHz	56 GHz	39 GHz	67 GHz	28 GHz
	XSR-USR	<10-6	<10-6	<10-3	<10-8	<10-5
ahannal	мсм	<10 ⁻⁶	<10-4	>10-2	<10-6	<10-4
channel	Chip-to- module	<10-6	>10-2	>10-2	<10 ⁻⁴ (<45 dB) >10 ⁻² (>45 dB)	<10 ⁻⁴
ADC R	esolution	6 bit	6 bit	8 bit	5 bit	8 bit
ADC	Power	1x	3x	2.8x	2.5x	3x
Equ	ıalizer	10 tap FFE & 1 tap DFE	10 tap FFE & 1 tap DFE	10 tap FFE & 1 tap DFE	8 tap FFE & 3 tap DFE	10 tap FFE & 1 tap DFE & 5-tap Echo-Canceller
Jitter Re	quirement	150 fs	80 fs	130 fs	125 fs	130 fs
Po	ower	1x	2.8x	2.5 x	2.5 x	3x

下一代224Gb/s的备选实现 方案均基于ADC+DSP构架

Ref: 2021-TCPM-Toward 224-Gb/s Electrical Signaling— Modulation, Equalization, and Channel Options

CPO-DSP依然不可或缺

Facebook - OIF CPO Webinar 2020

- Switch Generation: 51.2T
- Lane Speed: 106 Gb/s
- Interface Architecture: XSR based AUI, 400G-FR4 PMD (& 200G-FR4 down-speed)
- Motivation: System Power Reduction, Ecosystem & Operational Readiness

Target: Lower Power Method: Short Connection Distance

DSP: Optical Loss, dispersion, nonlinearity...

Motivation: System Power Reduction & Bandwin

800GBASE-FR4 compatible (& 400G-FR4)

not support BiDi, or lane gearboxing]

(Densification)

Interface Architecture: Direct-Drive to Optics (analog)

[Requires new standardization work on direct drive. note: will

中国科学院微电子研究所,郑旭强

400G-ZR 相干光通信-ADC+DSP核心芯片

Table 1: Definition of an ASIC for 400ZR						
Type of line interface	400ZR					
Symbol rate of line interface	59.87GHz					
Number of electrical lanes	4					
Modulation of line interface	DP-QAM16					
FEC of line interface	C-FEC with 15% overhead					
Pilot overhead of line interface	3%					
ROSNR Tolerance	26db					
Chromatic Dispersion Tolerance	2400ps/nm					
Type of Host interface	400GAUI-8					
Number of host lanes	8					
Symbol rate of host interface	26.5625GHz					
Modulation of host interface	PAM4					
FEC of host interface	RS(544,514)					
Link Loss Budget	10.2db					

C

A CIC C

4007D

T 11 1 D C '

Bandwidth: 40GHz Sample rates: 97Gsamples/s Resolution: 8bit Jitter: 150fsrms Energy Efficiency: 35fJ/conversion-step ASIC Energy Efficiency: 40-60pJ/bit

2.5D/3D 短距相干光通信-ADC+DSP变化不大

Fig. 5. 2.5D/3D silicon photonic-electronic integration with PIC, IC and DSP, and optical I/O and RF I/O for coherent transceiver without TSV in IC and PIC as 2.5D (upper), TSV in IC as 3D (middle), and TSV in PIC (lower).

Table 8 Power budget for 6.4T/s coherent transceiver

9/36

	Power, W	Efficiency, pJ/bit				
Integrated IC/PIC						
PIC	2.5	0.4				
Driver	16.3	2.6				
TIA	12.8	2.0				
Integrated IC/PIC	31.6	4.9				
DFB lasers						
4 LO Lasers	4.4	0.7				
4 Tx lasers	5.8	0.9				
Total 8x DFB Lasers	10.3	1.6				
Transceiver optics (IC/PIC + lasers)						
Transceiver optics	41.9	6.5				
DSP ASIC predicted						
DSP ASIC, predicted	32.0	5.0				
Transceiver						
Misc, predicted	2.0	0.3				
Transceiver, predicted	75.9	11.9				

高速串行接口通信核心问题

高速串行接口演进驱动力:用尽量低的功 耗、面积及链路成本解决好尽量高速率下的横 向时序和纵向信噪比的信号完整性问题。 ◆纵向信噪比:数据均衡设计---Data Path 时钟定时设计---Clock Path ◆横向时序: ◆高速率: 宽带扩展设计

<u>高速SerDes的设计阶段</u>

Ref: 2022-DesignCon-Aleksey Tyshchenko, et. al-Parametric System Model of a 112Gbps ADC-based SerDes for Architectural, Design & Validation Project Phases

System-Level-Simulation-统计仿真(COM)

基于SerDes电气约束验证实际 信道对通信标准的满足情况

特点

- ◆ LTI线性时不变系统
- ◆ 纵向幅度统计特性分析
 挑战
- ◆ 非线性问题
- ◆ 横向抖动特性分析
- ◆ 精度问题

中国科学院微电子研究所,郑旭强

13/36

COM Reference Model

System-Level-Simulation-时域bit-by-bit链路仿真 14/36

中国科学院微电子研究所,

郑旭强

Ref 2022-SI-224 Gb/s Modulation and Channel Characteristics

System-Level-Simulation-时域bit-by-bit链路仿真 15/36

Simulation Configuration: Data Rate: 224 Gb/s 研究积累与设计基础 Data Rate: 224 Gb/s

- Modulation Scheme: PAM4, PAM6, PAM8
- Test Pattern: PRBS-31 with PAM4/PAM6/PAM8 coding Transmitter Configuration:
- 20 to 80 percent Rise/Fall Time: Correlated to Intel 224 Gb/s test chip¹
- AFE Characteristics: Correlated to Intel 224 Gbps test chip¹
- TX EQ: 4 pre-taps and 1 post-tap
- Separation Level Mismatch (RLM): 0.95
- Jitter: duty-cycle distortion (DCD): 0.019 UIpeak-peak, bounded uncorrelated jitter (BUJ): 0.04 UIpeak-peak, random jitter (RJ): 0.01 UIRMS
- Noise: 11.19 mVRMS (corresponding to transmitter output SNR of 33 dB)
- Package: 31 mm, per Intel package 2024-2025 projection Receiver Configuration:
- AFE Characteristics: Correlated to Intel 224 Gbps test chip1
- RX EQ: continuous time linear equalization and RX FFE+DFE: three pre-tap, 24 post-tap, floating taps with six banks of three consecutive taps up to 80 taps
- RX Jitter/Noise: RX input referred noise: 4.1x10-9 V2/ GHz
- Package: 29 mm, per Intel package 2024-2025 projection. The channel characteristics of all test channels is shown in

IMECAS

System-Level-Simulation-时域bit-by-bit链路仿真 16/36

② 系统级指标分频

◆ 信号幅度、

◆ 补偿能力、

◆ 时钟抖动等

◆ ADC校准算法

◆ FFE/DFE实现

◆ CDR设计实现

◆ 自适应算法

③ DSP算法验证

◆ 信噪比、

① 新调制模式探索与传输信道需求
◆ 不同调制模式比较
◆ 不同信道的效果比较

Ref 2022-SI-224 Gb/s Modulation and Channel Characteristics

System-Level-Simulation-时域bit-by-bit链路仿真 17/36

中国科学院微电子研究所,郑旭强

IMECAS

System-Level-Simulation-时域bit-by-bit链路仿真 18/36

中国科学院微电子研究所,

郑旭强

Matlab+RTL-时域bit-by-bit链路仿真

实现自适应环路的RTL级验证

DSP中RTL代替Matlab ◆引入实际时序

◆有限位精度取代浮点型精度

郑旭强

19/36

ADC/DSP-Based LR SerDes -主要技术特征 20/36

LR SerDes 发射机进展

Published in ISSCC in last four years

中国科学院微电子研究所,郑旭强

数据通路-接收机-宽带匹配

RXN

Rterm Vbias ·**⊮**—₩-RXP RXN **Artificial Transmission Line** Cesd1 Cesd2 Cin Marvell 112G, ISSCC2022

Inphi 112G, ISSCC2021

E

 C_{ESD}

 L_2

发射机

Output Driver

T-coil匹配网络≥

Higher Speed

Intel 200G PAM4, ISSCC2022

22/36

to ST1 –⊠

数据通路-接收机-CTLE

RN 🌮

BiasN

Gm-TIA Topology to Archive High Bandwdith

-₩~-

vcmfb

ľ

Xilinx 56G, JSSC2017 Inphi 112G, ISSCC2021

Source degeneration

Inductive peaking

ξRL

gm

Iss

Rs

Cs

C⁰∄

 R_L

gm

ISS

r≰C⊳

Huawei 112G, ISSCC2021 **IBM 112G**, **ISSCC2019**

Gm1

↓2*Iss

🕁 Iss

ιουτ,

VIN

nn

P1

P2

Gm

IOUT

VIN

Marvel 112G, ISSCC2022

Cdeg

Rdeg

- F_{BiasN}

中国科学院微电子研究所, 郑旭强

数据通路-接收机-CTLE

Negative Miller C extend bandwidth (S1) Small Ls extend bandwidth (S2) CMOS driving architecture Inductive peaking and source degeneration (CTLE)

Series-shunt inductive peaking (VGA)

IMECAS

数据通路-接收机-ADC

♦ 8X8 模拟前端,带宽超过25GHz,交织前端功耗100mW
◆ 顶板采样技术,Splitting & Monotonic的开关策略
◆ 采用Double-Tail比较器,动态失调校准电路
◆ 6-8bits模式调节

小面积 小寄生 小功耗

速度: 1GS/s; 功耗: 3.5mW; 摆幅: 500mV; SFDR:>55dB; ENOB:>6.5

数据通路-接收机-DSP

接收端

时钟通路-基于DLL的多相时钟产生

时钟通路-基于ILO的多相时钟产生

29/36

 系统复杂、涉及模块多:基准、偏置、LDO、ADC、DAC、PLL、 CDR、 FFE/DFE、Adaptation Algrithom、 Calibration
 知识密集、涉及学科多:模集、数集、射频、微波、信号与系统、数字信号处理、

matlab, systemverilog, EMX/HFSS

- ③ 协同要求高、涉及工种多:系统建模工程师、模拟电路工程师、射频微波工程师、 模拟版图工程师、数字前端工程师、数字验证工程师、数字后端工程师、封装设计 工程师、PCB设计工程师、测试工程师
- ④ 工艺要求高:产品团队的不能做,培养团队的做不起。

Year of Production	2012	2015	2017	2019	2022	2025
CMOS node	40nm	28nm	16nm	7nm	3nm	2.1nm
Power, W/100G	50	20	7	2	1	0.5
Power efficiency, pJ/bit	500	200	70	20	10	5

